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Abstract- This paper presents an Active Gate Signaling 
scheme to reduce voltage/current spikes across insulated 
gate power switches in hard switching power electronic 
circuits. Voltage and/or current spikes may cause EMI 
noise. In addition, they increase voltage/current stress on 
the switch. Traditionally, a higher gate resistance is 
chosen to reduce voltage/current spikes. Since the 
switching loss will increase remarkably, an active gate 
voltage control scheme is developed to improve 
efficiency of hard switching circuits while the 
undesirable voltage and/or current spikes are 
minimized. 
I.  INTRODUCTION 
The insulated gate transistors (MOSFET, IGBT) are 
switching devices commonly utilized in power electronics 
circuits. The EMI noises caused by hard switching are 
produced by parasitic elements like stray inductances, which 
naturally exist in series with main elements of the circuit 
and/or parasitic capacitances existing in parallel with 
magnetic elements and inherent capacitances of insulated 
gate switches. These parasitic elements produce voltage and 
current spikes when di/dt or dv/dt expose to them. In this 
paper, a boost converter is chosen as a case study with the 
above-mentioned parasitic elements (Fig.1). 
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(a) Stray inductance 
 
(b) Stray capacitance 
Figure 1: stray elements in a Boost converter 
 
 
Figure 2: Simplified clamp inductive switching model 
 
Although this paper is focused on operation of a Boost 
converter, the switching behavior explained here and 
mentioned in references may be extended to all inductive 
switching circuits [19](Fig. 2).  
Increasing the gate resistance, (RG in Fig. 1) is the 
conventional approach to reduce voltage/current spikes by 
changing charging and discharging time of the capacitors 
CGS and CGD shown in Fig.3.  
 
Figure 3: high frequency model of an insulated gate transistor 
 
It is a trade off between efficiency and EMI noise in a power 
electronic system. To reduce EMI noise, dv/dt and di/dt 
should be reduced. Reducing these parameters means longer 
switching transient and higher switching loss. The 
conflicting problems of switching loss and switching noise 
may be addressed in switch design [1] or power converter 
layout design [14, 15, and 16]. Another approach is to 
realize active EMI filters [17, 18].  
On the other hand, Active Gate Signaling (AGS) method has 
been introduced as a remedy to reduce the conflicting 
problems of switching noise and switching loss. The AGS 
idea is based on natural switching behavior of insulated gate 
transistors. Since, this paper presents an AGS application, 
the switching behavior is explained here. 
 
Figure 4: switching pattern of insulated gate transistors 
 
Switching behavior of insulated gate transistor is determined 
by charging and discharging of internal capacitors. These 
capacitors are shown in a high frequency model of an 
insulated gate transistor (Fig.3) [2, 3]. A simplified 
switching behavior of the switch is given in Fig.4.  
In a turn-off process, the drain-source voltage increases to 
Vout, the drain current reduces to zero, and then the turn-off 
process is completed. In a turn-on process, the drain current 
increases to inductor current (IL) and then the drain-source 
voltage drops to Von. The switching behavior of power 
MOSFETs are quite similar to the waveforms shown in 
Fig.4. IGBT has same switching stages but its turn-on 
process finishes with a voltage tail and its turn-off process 
finishes with a current tail. Fig. 5 illustrates the switching of 
an IGBT with current and voltage waveforms [3]. In [4, 5] 
switching behavior of IGBTs for EMI studies with hard 
switching power electronics have been modeled.  
The sequential process of increasing (decreasing) current 
through the switch and decreasing (increasing) voltage 
across the switch has inspired the idea of active di/dt and 
dv/dt control.  
 
Figure 5: Voltage/Current tails in IGBTs 
 
AGS methods are based on the fact that dv/dt and di/dt 
transients happen sequentially. The idea is to apply a 
controlled voltage or current source to slow down dv/dt or 
di/dt selectively as shown in Fig.6. The result is reduction of 
either dv/dt or di/dt, which improves the efficiency of a 
system compared with traditional solution of increased gate 
resistance.  
 
(a) Controlled current source  
 
(b) Controlled voltage source 
Figure 6: structures of active gate signaling 
Fig. 6 illustrates two main topologies of Active Gate 
Signaling and the equivalent Thevenin circuit of the gate 
circuit. A controlled current source to actively control 
charging and discharging of CGS and CDS have been utilized 
in [6, 7]. On the other hand, a controlled voltage source to 
perform AGS has proposed in [8, 12, and 13].  
To find correct adjustments for AGS parameters, a partially 
linear model of the switch is required to calculate time 
intervals (tdioff , tdion , tdvon , tdvoff in Fig. 3, 4) [4, 19]. Since, 
the main difference between switching behavior of IGBT 
and MOSFET is voltage/current tail at the end of turn-
on/turn-off switching; the IGBT model presented in [4] may 
be modified to be used for MOSFETs as well.  
Although AGS may be defined as selective reduction of 
dv/dt or di/dt, the aim of AGS is different in literature.  
In paper [8] AGS has been used to reduce dv/dt in turn-on 
and di/dt in turn-off time which can minimize EMI noise 
more efficiently than the traditional method (increasing gate 
resistance). In [9] AGS has been utilized to eliminate dead 
time in complement switches used in inverters. In [10] AGS 
has been used to monitor switching of insulated gate 
transistors for protection purposes. The innovative approach 
in [11] is to change dv/dt according to load current. 
Therefore, EMI may be reduced by slow switching transient 
when load current is low and switching loss is negligible. 
On the other hand, a switching transient is getting faster 
when the load current is increased which reduces the 
switching loss.  
To develop controlled voltage sources as is illustrated in 
Fig. 5b, [8, 9] suggest adjustable logic circuits. A derivation 
circuit is applied to sense switching transients and change 
the level of gate drive voltage appropriately. On the other 
hand, the gate drive is based on a digital unit which can 
assign different voltage levels to gate signal and control the 
switching transient [12, 13]. 
In this paper, a new AGS based on gate voltage control has 
been proposed to control turn-off di/dt and turn-on dv/dt to 
reduce voltage spikes in turn-off and current spikes in turn-
on, respectively.  
II. AGS TO REDUCE VOLTAGE/CURRENT SPIKES 
To explain the nature of voltage/current spikes, current and 
voltage waveforms are shown in Fig.7. According to the 
circuit diagram shown in Fig.1, there is a stray capacitor in 
parallel with the inductor and a stray inductor in series with 
some components. Assuming a long interconnection 
between the diode and load, a stray inductor is considered to 
model this interconnection as illustrated in Fig.1a.  
When the boost switch turns off, the drain voltage (vDS) rises 
to Vout. Then the drain current (iD) starts to reduce. 
Therefore, the diode current, which is the current through 
the stray inductor, starts to increase. vLw (Eq. 1) is added to 
the switch voltage as illustrated in Fig.7a.  
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On the other hand, when the switch turns on, the switch 
current increases firstly. Then the switch voltage starts to 
decrease and dv/dt is exposed to CL shown in Fig.1. iCL 
(Eq.2) is added to switch current as illustrated in Fig. 7b. 
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As is highlighted in Fig.6, the peak of the switching loss is 
increased as a consequence of current/voltage spikes.  
In this paper, gate voltage has been actively controlled to 
reduce di/dt and voltage spikes during turn-off time and 
dv/dt and current spikes during turn-on time, respectively. 
Conventionally, the gate driver generates the gate signal. 
The output voltage of the gate driver for IGBTs, is usually 
15V to turn the switch on and -15V to turn the switch off. 
To reduce di/dt at turn-off time and dv/dt at turn-on time 
with gate voltage control, the gate signal has been 
considered and changed as illustrated in Fig. 8a and Fig. 8b.  
There are three parameters (T0on, T1on, ΔVGon) which change 
the turn-on transient and three parameters (T0off, T1off, ΔVGoff) 
which change turn-off transient. These parameters should be 
adjusted or controlled to improve the performance of 
switching with AGS. All of these parameters are considered 
and adjusted to control turn-off di/dt and turn-on dv/dt.  
As is illustrated in Fig. 8 the gate voltage level has been 
changed after a deliberately chosen time interval (T0on in 
turn-on transition, and T0off in turn-off transition) to decrease 
the switching speed just when the current or voltage spike 
happens. 
In Fig. 8a the jump of driver voltage (ΔVGoff) at time interval 
T1off has reduced di/dt and voltage spike. In Fig. 8b the drop 
of driver voltage (ΔVGon) at time interval T1on  has reduced 
dv/dt and current spike. 
T0off is equal to the time interval, which takes vDS to reach 
from Von to Vout (T0off is equal to tdvoff in Fig. 7a and 8a). T1off  
is equal to the time interval iD takes to reach from the 
inductor current to zero when AGS is applied (T1off  is equal 
to tdioff in Fig. 8a and more than  tdioff  in Fig. 7a).  
T0on is equal to the time interval, which takes vDS to reach 
from Vout to Von (T0on is equal to tdion in Fig. 7b and 8b). T1on 
is equal to the time interval iD takes to reach from zero to the 
Inductor current when AGS is applied (T1on is equal to tdvon 
in Fig. 8b and more than tdvon in Fig. 7b).  
These parameters depend on Vout, negative gate voltage (VG) 
and gate resistance. However, the CGS and CDG capacitances 
are inherent characteristics of insulated gate transistors, 
which determine the switching behavior. AGS utilizes the 
voltage level of the gate driver to change switching time. 
When AGS is applied, the ΔVGon and ΔVGoff are parameters 
that determine the turn-on dv/dt and turn-off di/dt, 
respectively. Increasing ΔVGoff  decreases turn-off di/dt and 
increasing ΔVGon decreases turn-on dv/dt. 
Simulation results are more realistic since they are based on 
more accurate and detailed dynamic models of switches. In 
this work, a PSpice switch model has been used to simulate 
switching transients. 
 
 
(a) Voltage spike 
 
(b) current spike 
Figure 7: spikes caused by switching 
 
 
(a) Voltage spike reduction 
 
(b) Current spike reduction 
Figure 8 spike reduction by AGS 
 
 
(a) Drain Voltage 
 
(b) Drain current 
 
(c) Gate voltage 
 
(d) Driver voltage 
 
(e) Switching loss 
Figure 9: comparative simulation results for current spike reduction 
III.  SIMULATION RESULTS 
A. Current spike reduction 
Fig. 9 illustrates the performance of the proposed AGS 
method to reduce current spikes in turn-on interval. 
To have a clear comparison, two other cases are included in 
all slides shown in Fig. 9: the “Original case” is the case 
with high speed switching which has caused current spikes. 
“Increased resistance” is referring to the traditional method 
of increasing gate resistance to slow down the whole 
switching process and to reduce switching noise for the cost 
of higher switching loss. “Active Gate” is referring to the 
presented AGS method. 
The current spike reduction AGS is applied to a Boost 
converter with a 50nF parasitic capacitor in parallel with the 
main inductor in the Boost converter (Fig. 1b). The input 
voltage is 10V and the output voltage is 20V. The inductor 
current is 50A and the gate resistance is 20Ω.  These 
parameters are important from the spike reduction point of 
view. CL is the coefficient in Eq. 2 which determines the 
level of current spike. Output voltage is equal to ΔV (Fig. 3) 
and gate resistance determines tdvon=T1on and the delay time 
before voltage drop starts. This delay time equals to T0on in 
Fig. 7b.  
Examining the “Original case”, dv/dt of turn-on interval 
(Fig.9a) causes parasitic current through the parasitic 
capacitor this current cause a spike when it is added to 
switch current Fig 9b. The actual gate voltage is presented 
in Fig. 9c and the gate voltage from the driver terminal is 
shown in Fig. 8d.  
The Fig. 9e shows the switching losses of three cases. The 
switching loss of the “Original case” has the highest peak 
(as is expected in Fig. 6b) but its average is less than other 
cases. The performance of the conventional solution is titled 
“Increased resistance”. As is expected, the higher gate 
resistance (90Ω) has caused more delay. The reason can be 
examined in Fig. 9c as the reduced charging rate of CDG. 
Therefore, vDG needs more time to reach threshold voltage 
and start increasing iD.  
In “Active Gate”, the gate signal (Fig. 9d) has been shaped 
to have same current spike with minimum reduction of 
switching speed. By reduction of driver voltage at the time 
interval of current spike the dv/dt has reduced. Examining 
Fig. 9a the slope of vDS is same as the “Original case” at the 
start of vDS drop but it decreases when the current spike 
starts. The slope of drain voltage is same as “increased 
resistance” case when the current spike exists. 
Finally, Fig. 9e compares the switching loss (Psw) of three 
cases. The switching loss of “Increased resistance” is much 
more than the switching loss of the “Original case”. 
However, the switching loss of “Active Gate” case is 
comparable with the switching loss of the “Original case”. 
The efficiency of this method depends on the ratio of time 
intervals of ΔV and ΔI  shown in Fig.3 as tdvon and tdion  
respectively. Since the AGS increases tdvon, this method is 
more effective if tdion is more than tdvon. In this case, the 
switching speed will not be changed significantly while the 
switching loss will be close to the one associated with the 
“Original case” (Fig. 9e).  
 
(a) Drain Voltage 
 
(b) Drain current 
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(e) Switching loss 
Figure 10: comparative simulation results for voltage spike reduction 
B. Voltage spike reduction 
Fig. 10 illustrates the performance of the AGS technique in 
voltage spike reduction in turn-off intervals. 
Similar to the current spike reduction case, three cases are 
compared. The case study is a Boost converter with input 
voltage of 100V, output voltage of 200V, and inductor 
current of 50A. The parasitic element is Lw=100nH as 
illustrated in Fig. 1a. The gate resistance for the “Original 
case” and the ”Active Gate” is 20Ω. These parameters are 
important from the spike reduction point of view. Lw is the 
coefficient in Eq. 1 which determines the level of voltage 
spike. Inductor current is equal to ΔI (Fig. 3) and the gate 
resistance determines tdioff=T1off and the delay time starts 
before current drop start. This delay time equals to T0off in 
Fig. 7a. 
Examining the “Original case”, di/dt of turn-off interval 
(Fig. 10b) causes parasitic voltage across the parasitic 
inductor this voltage causes a spike when it is added to 
switch voltage Fig 10a. As is observed in Fig. 10a, the 
voltage spike has a oscillating nature the reason is resonance 
between parasitic inductance Lw and inherent capacitors of 
the switch CGS and CDG. 
 The actual gate voltage is presented in Fig. 10c and the gate 
voltage from the driver terminal is shown in Fig. 10d. The 
Fig. 10e shows the switching losses of three cases. The 
switching loss of the “Original case” has the highest peak 
(as is expected in Fig. 6a) but its average is less than other 
cases. 
The performance of conventional solution is titled 
“Increased resistance”. As is expected, the higher gate 
resistance (300Ω) has caused more delay before reduction of 
iD starts. The reason can be examined in Fig. 10c as the 
reduced discharging rate of CDG. Therefore, the switch needs 
more time to start decreasing iD.  
In “Active Gate”, the gate signal (Fig. 10d) has been shaped 
to have same voltage spike with minimum reduction of 
switching speed. Increasing the gate drive voltage at the 
instant the drain current (iD) drops, reduces di/dt. Examining 
Fig. 10b, the slope of iD is same as the one associated with 
the “Increased resistance”.  Finally, Fig. 10e compares the 
switching loss (Psw) of three cases. The switching loss of 
“Increased resistance” is much more than the switching loss 
of the “Original case”. However, the switching loss of 
“Active Gate” case is comparable with the switching loss of 
the “Original case”. 
The efficiency of this method depends on the ratio of time 
intervals of ΔV and ΔI shown in Fig.3 as tdvoff and tdioff  
respectively. Since the AGS increases tdioff, this method is 
more effective if tdvoff is more than tdioff . Thus, the switching 
speed is not changed significantly and the switching loss 
will be close to the one associated the “Original case” (Fig. 
10e).  
 
IV. CONCLUSION  
An Active Gate Signaling (AGS) method is introduced to 
reduce current/voltage spikes efficiently. The nature of 
insulated gate transistors, which is the base of the AGS idea, 
is explained. In addition parameters and elements which 
affect and generate current and voltage spikes are presented. 
The AGS method proposed in this work is explained for a 
Boost converter. Simulations have been carried out to 
compare switching losses associated traditional method 
(with fast and slow switching transient) and the proposed 
AGS.  
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